



11/15/00

PTO/SB/05 (08-00)

Approved for use through 10/31/2002. OMB 0651-0032

Please type a plus sign (+) inside this box → ☐

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction of Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL		Attorney Docket No. 0756-2224	
		First Inventor Hongyong ZHANG et al	
		Title OPTICAL SENSOR	
(Only for new nonprovisional applications under 37 CFR 1.53(b))		Express Mail Label No.	
APPLICATION ELEMENTS		ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231	
See MPEP chapter 600 concerning utility patent application contents.			
1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing)		7. <input type="checkbox"/> CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix)	
2. <input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27.		8. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)	
3. <input checked="" type="checkbox"/> Specification [Total Pages 26] (preferred arrangement set forth below)		a. <input type="checkbox"/> Computer Readable Form (CRF)	
- Descriptive title of the invention		b. Specification Sequence Listing on:	
- Cross Reference to Related Applications		i. <input type="checkbox"/> CD-ROM or CD-R (2 copies; or	
- Statement Regarding Fed sponsored R & D		ii. <input type="checkbox"/> paper	
- Reference to sequence listing, a table, or a computer program listing appendix		c. <input type="checkbox"/> Statements verifying identity of above copies	
- Background of the Invention			
- Brief Summary of the Invention			
- Brief Description of the Drawings (if filed)			
- Detailed Description			
- Claim(s)			
- Abstract of the Disclosure			
4. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets 4] Figs. 1A-5C			
5. Oath or Declaration [Total Sheets 3]			
a. <input type="checkbox"/> Newly executed (original or copy)			
b. <input checked="" type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 17 completed)			
i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b)			
6. <input type="checkbox"/> Application Data Sheet. See 37 CFR 1.76			
17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment, or in an Application Data Sheet under 37 CFR 1.76:			
<input type="checkbox"/> Continuation <input checked="" type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP)		of prior application No.: 09/115,840 filed July 15, 1998	
Prior application information.		Examiner W Mintel	
		Group Art Unit 2811	
For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.			
18. CORRESPONDENCE ADDRESS			
<input type="checkbox"/> Customer Number or Bar Code Label 22204 or <input type="checkbox"/> Correspondence address below (Insert Customer No. or Attach bar code label here)			
Name NIXON PEABODY LLP			
Address 8180 Greensboro Drive, Suite 800			
City McLean State VA Zip Code 22102			
Country United States Telephone (703) 790-9110 Fax (703) 883-0370			
Name (Print/Type) Eric J. Robinson		Registration No. (Attorney/Agent) 38,285	
Signature		Date 11-15-00	

Burden Hour Statement: this form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<h1 style="margin: 0;">FEE TRANSMITTAL FOR FY 2001</h1> <p style="margin-top: 20px;"><i>Patent fees are subject to annual revision.</i></p>		Complete if Known	
		Application Number	Not Yet Assigned
		Filing Date	November 15, 2000
		First Named Inventor	Hongyong ZHANG et al
		Examiner Name	W. Mintel
		Group Art Unit	2811
TOTAL AMOUNT OF PAYMENT		(\$)	790.00
		Attorney Docket No.	0756-2224

METHOD OF PAYMENT	FEE CALCULATION (continued)																																																																																																																																																																																										
<p>1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:</p> <p>Deposit Account Number: 19-2380</p> <p>Deposit Account Name: NIXON PEABODY LLP</p> <p><input checked="" type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17</p> <p><input type="checkbox"/> Applicant claims small entity status See 37 CFR 1.27</p> <p><input checked="" type="checkbox"/> Payment Enclosed:</p> <p><input checked="" type="checkbox"/> Check <input type="checkbox"/> Credit Card <input type="checkbox"/> Money Order <input type="checkbox"/> Other</p>	<p>3. ADDITIONAL FEES</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Large Entity Fee Code</th> <th>Large Entity Fee (\$)</th> <th>Small Entity Fee Code</th> <th>Small Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>105</td><td>130</td><td>205</td><td>65</td><td>Surcharge - late filing fee or oath</td><td></td></tr> <tr><td>127</td><td>50</td><td>227</td><td>25</td><td>Surcharge - late provisional filing fee or cover sheet</td><td></td></tr> <tr><td>139</td><td>130</td><td>139</td><td>130</td><td>Non-English transaction</td><td></td></tr> <tr><td>147</td><td>2,520</td><td>147</td><td>2,520</td><td>For filing a request for <i>ex parte</i> reexamination</td><td></td></tr> <tr><td>112</td><td>920*</td><td>112</td><td>920*</td><td>Requesting publication of SIR prior to Examiner action</td><td></td></tr> <tr><td>113</td><td>1,840*</td><td>113</td><td>1,840*</td><td>Requesting publication of SIR after Examiner action</td><td></td></tr> <tr><td>115</td><td>110</td><td>215</td><td>55</td><td>Extension for reply within first month</td><td></td></tr> <tr><td>116</td><td>390</td><td>216</td><td>195</td><td>Extension for reply within second month</td><td></td></tr> <tr><td>117</td><td>890</td><td>217</td><td>445</td><td>Extension for reply within third month</td><td></td></tr> <tr><td>118</td><td>1,390</td><td>218</td><td>695</td><td>Extension for reply within fourth month</td><td></td></tr> <tr><td>128</td><td>1,890</td><td>228</td><td>945</td><td>Extension for reply within fifth month</td><td></td></tr> <tr><td>119</td><td>310</td><td>219</td><td>155</td><td>Notice of Appeal</td><td></td></tr> <tr><td>120</td><td>310</td><td>220</td><td>155</td><td>Filing a brief in support of an appeal</td><td></td></tr> <tr><td>121</td><td>270</td><td>221</td><td>135</td><td>Request for oral hearing</td><td></td></tr> <tr><td>138</td><td>1,510</td><td>138</td><td>1,510</td><td>Petition to institute a public use proceeding</td><td></td></tr> <tr><td>140</td><td>110</td><td>240</td><td>55</td><td>Petition to revive - unavoidable</td><td></td></tr> <tr><td>141</td><td>1,240</td><td>241</td><td>620</td><td>Petition to revive - unintentional</td><td></td></tr> <tr><td>142</td><td>1,240</td><td>242</td><td>620</td><td>Utility issue fee (or reissue)</td><td></td></tr> <tr><td>143</td><td>440</td><td>243</td><td>220</td><td>Design issue fee</td><td></td></tr> <tr><td>144</td><td>600</td><td>244</td><td>300</td><td>Plant issue fee</td><td></td></tr> <tr><td>122</td><td>130</td><td>122</td><td>130</td><td>Petitions to the Commissioner</td><td></td></tr> <tr><td>123</td><td>50</td><td>123</td><td>50</td><td>Petitions related to provisional applications</td><td></td></tr> <tr><td>126</td><td>240</td><td>126</td><td>240</td><td>Submission of information Disclosure Stmt</td><td></td></tr> <tr><td>581</td><td>40</td><td>581</td><td>40</td><td>Recording each patent assignment per property (times number of properties)</td><td></td></tr> <tr><td>146</td><td>710</td><td>246</td><td>355</td><td>Filing a submission after final rejection (37 CFR § 1.129(a))</td><td></td></tr> <tr><td>149</td><td>710</td><td>249</td><td>355</td><td>For each additional invention to be examined (37 CFR § 1.29(b))</td><td></td></tr> <tr><td>179</td><td>710</td><td>249</td><td>355</td><td>Request for Continued Examination (RCE)</td><td></td></tr> <tr><td>169</td><td>900</td><td>169</td><td>900</td><td>Request for expedited examination of a design application</td><td></td></tr> <tr><td colspan="5">Other fee (specify) _____</td><td></td></tr> <tr> <td colspan="5">* Reduced by Basic Filing Fee Paid</td> <td> SUBTOTAL (3) (\$) </td> </tr> </tbody> </table>	Large Entity Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid	105	130	205	65	Surcharge - late filing fee or oath		127	50	227	25	Surcharge - late provisional filing fee or cover sheet		139	130	139	130	Non-English transaction		147	2,520	147	2,520	For filing a request for <i>ex parte</i> reexamination		112	920*	112	920*	Requesting publication of SIR prior to Examiner action		113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action		115	110	215	55	Extension for reply within first month		116	390	216	195	Extension for reply within second month		117	890	217	445	Extension for reply within third month		118	1,390	218	695	Extension for reply within fourth month		128	1,890	228	945	Extension for reply within fifth month		119	310	219	155	Notice of Appeal		120	310	220	155	Filing a brief in support of an appeal		121	270	221	135	Request for oral hearing		138	1,510	138	1,510	Petition to institute a public use proceeding		140	110	240	55	Petition to revive - unavoidable		141	1,240	241	620	Petition to revive - unintentional		142	1,240	242	620	Utility issue fee (or reissue)		143	440	243	220	Design issue fee		144	600	244	300	Plant issue fee		122	130	122	130	Petitions to the Commissioner		123	50	123	50	Petitions related to provisional applications		126	240	126	240	Submission of information Disclosure Stmt		581	40	581	40	Recording each patent assignment per property (times number of properties)		146	710	246	355	Filing a submission after final rejection (37 CFR § 1.129(a))		149	710	249	355	For each additional invention to be examined (37 CFR § 1.29(b))		179	710	249	355	Request for Continued Examination (RCE)		169	900	169	900	Request for expedited examination of a design application		Other fee (specify) _____						* Reduced by Basic Filing Fee Paid					SUBTOTAL (3) (\$)
Large Entity Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																						
105	130	205	65	Surcharge - late filing fee or oath																																																																																																																																																																																							
127	50	227	25	Surcharge - late provisional filing fee or cover sheet																																																																																																																																																																																							
139	130	139	130	Non-English transaction																																																																																																																																																																																							
147	2,520	147	2,520	For filing a request for <i>ex parte</i> reexamination																																																																																																																																																																																							
112	920*	112	920*	Requesting publication of SIR prior to Examiner action																																																																																																																																																																																							
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action																																																																																																																																																																																							
115	110	215	55	Extension for reply within first month																																																																																																																																																																																							
116	390	216	195	Extension for reply within second month																																																																																																																																																																																							
117	890	217	445	Extension for reply within third month																																																																																																																																																																																							
118	1,390	218	695	Extension for reply within fourth month																																																																																																																																																																																							
128	1,890	228	945	Extension for reply within fifth month																																																																																																																																																																																							
119	310	219	155	Notice of Appeal																																																																																																																																																																																							
120	310	220	155	Filing a brief in support of an appeal																																																																																																																																																																																							
121	270	221	135	Request for oral hearing																																																																																																																																																																																							
138	1,510	138	1,510	Petition to institute a public use proceeding																																																																																																																																																																																							
140	110	240	55	Petition to revive - unavoidable																																																																																																																																																																																							
141	1,240	241	620	Petition to revive - unintentional																																																																																																																																																																																							
142	1,240	242	620	Utility issue fee (or reissue)																																																																																																																																																																																							
143	440	243	220	Design issue fee																																																																																																																																																																																							
144	600	244	300	Plant issue fee																																																																																																																																																																																							
122	130	122	130	Petitions to the Commissioner																																																																																																																																																																																							
123	50	123	50	Petitions related to provisional applications																																																																																																																																																																																							
126	240	126	240	Submission of information Disclosure Stmt																																																																																																																																																																																							
581	40	581	40	Recording each patent assignment per property (times number of properties)																																																																																																																																																																																							
146	710	246	355	Filing a submission after final rejection (37 CFR § 1.129(a))																																																																																																																																																																																							
149	710	249	355	For each additional invention to be examined (37 CFR § 1.29(b))																																																																																																																																																																																							
179	710	249	355	Request for Continued Examination (RCE)																																																																																																																																																																																							
169	900	169	900	Request for expedited examination of a design application																																																																																																																																																																																							
Other fee (specify) _____																																																																																																																																																																																											
* Reduced by Basic Filing Fee Paid					SUBTOTAL (3) (\$)																																																																																																																																																																																						
<p>BASIC FILING FEE</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Large Entity Fee Code</th> <th>Large Entity Fee (\$)</th> <th>Small Entity Fee Code</th> <th>Small Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>101</td><td>710</td><td>201</td><td>355</td><td>Utility filing fee</td><td>\$710.00</td></tr> <tr><td>106</td><td>320</td><td>206</td><td>160</td><td>Design filing fee</td><td></td></tr> <tr><td>107</td><td>490</td><td>207</td><td>245</td><td>Plant filing fee</td><td></td></tr> <tr><td>108</td><td>710</td><td>208</td><td>355</td><td>Reissue filing fee</td><td></td></tr> <tr><td>114</td><td>150</td><td>214</td><td>75</td><td>Provisional filing fee</td><td></td></tr> <tr><td colspan="5">SUBTOTAL (1)</td><td>(\$) 710.00</td></tr> </tbody> </table> <p>EXTRA CLAIM FEES</p> <p>Total Claims: 20 -20** = 1 X 80.00 = \$80.00</p> <p>Independent Claims: 4 -3** = 1 X 80.00 = \$80.00</p> <p>Multiple Dependent: _____ = _____</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Large Entity Fee Code</th> <th>Large Entity Fee (\$)</th> <th>Small Entity Fee Code</th> <th>Small Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>103</td><td>18</td><td>203</td><td>9</td><td>Claims in excess of 20</td><td></td></tr> <tr><td>102</td><td>80</td><td>202</td><td>40</td><td>Independent claims in excess of 3</td><td></td></tr> <tr><td>104</td><td>270</td><td>204</td><td>135</td><td>Multiple dependent claim, if not paid</td><td></td></tr> <tr><td>109</td><td>80</td><td>209</td><td>40</td><td>** Reissue independent claims over original patent</td><td></td></tr> <tr><td>110</td><td>18</td><td>210</td><td>9</td><td>** Reissue claims in excess of 20 and over original patent</td><td></td></tr> <tr><td colspan="5">SUBTOTAL (2)</td><td>(\$) 80.00</td></tr> </tbody> </table> <p>**or number previously paid, if greater; For Reissues, see above</p>	Large Entity Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid	101	710	201	355	Utility filing fee	\$710.00	106	320	206	160	Design filing fee		107	490	207	245	Plant filing fee		108	710	208	355	Reissue filing fee		114	150	214	75	Provisional filing fee		SUBTOTAL (1)					(\$) 710.00	Large Entity Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid	103	18	203	9	Claims in excess of 20		102	80	202	40	Independent claims in excess of 3		104	270	204	135	Multiple dependent claim, if not paid		109	80	209	40	** Reissue independent claims over original patent		110	18	210	9	** Reissue claims in excess of 20 and over original patent		SUBTOTAL (2)					(\$) 80.00																																																																																																							
Large Entity Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																						
101	710	201	355	Utility filing fee	\$710.00																																																																																																																																																																																						
106	320	206	160	Design filing fee																																																																																																																																																																																							
107	490	207	245	Plant filing fee																																																																																																																																																																																							
108	710	208	355	Reissue filing fee																																																																																																																																																																																							
114	150	214	75	Provisional filing fee																																																																																																																																																																																							
SUBTOTAL (1)					(\$) 710.00																																																																																																																																																																																						
Large Entity Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																						
103	18	203	9	Claims in excess of 20																																																																																																																																																																																							
102	80	202	40	Independent claims in excess of 3																																																																																																																																																																																							
104	270	204	135	Multiple dependent claim, if not paid																																																																																																																																																																																							
109	80	209	40	** Reissue independent claims over original patent																																																																																																																																																																																							
110	18	210	9	** Reissue claims in excess of 20 and over original patent																																																																																																																																																																																							
SUBTOTAL (2)					(\$) 80.00																																																																																																																																																																																						

SUBMITTED BY		Complete (if applicable)	
Name (Print/Type)	Eric J. Robinson	Registration No. (Attorney/Agent)	38,285
Signature		Telephone	(703) 790-9110
		Date	11-15-00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re DIVISIONAL Application of)	
Hongyong ZHANG et al)	
Based On Serial No: 09/115,840)	Art Unit: 2811
Which was filed: July 15, 1998)	Examiner: W. Mintel
For: OPTICAL SENSOR)	Date: November 15, 2000

PRELIMINARY AMENDMENT

Honorable Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Please amend the subject application as follows:

IN THE SPECIFICATION:

Before the first sentence of the specification, insert --This application is a Divisional of Application Serial No. 09/115,840 filed July 15, 1998.--

REMARKS

This application has been amended to include the continuing application data thereof.

Examination on the merits is requested.

Respectfully submitted,



Eric J. Robinson
Registration No. 38,285

NIXON PEABODY LLP
8180 Greensboro Drive, Suite 800
McLean, Virginia 22102
(703) 790-9110

EJR/sas

OPTICAL SENSOR

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to an optical sensor comprising an amorphous silicon layer with a greater light absorption coefficient for visible light to produce photo carriers for use as a photo current to be transmitted via highly mobile polycrystal silicon. More specifically, the present invention relates to an optical sensor comprising an amorphous silicon layer formed to bring into contact with a channel forming region
10 of a bottom gate-type polycrystal silicon thin film transistor.

2. Description of the Related Art

Optical sensors are commonly used as linear image sensors or area image sensors that convert images produced by facsimiles, copiers, video cameras, digital still cameras, and the like into electrical signals.
15 As materials for optical sensors include single crystal silicon, or an amorphous silicon layer is employed. However, except extraordinary cases, since images produced in a wavelength range of visible light are converted into electrical signals in most cases, the amorphous silicon layer with a greater light absorption coefficient for visible light is commonly used.
20

Optical sensors using amorphous silicon are divided into two major types: 1) a resistance-type and 2) a diode-type. In the resistance type, a greater current can be obtained due to amplification action as a transistor. However, since it produces carriers in large quantities by
25 amplification, annihilation or collection of the amplified carriers are virtually impossible even after the light is interrupted, which results in a slower light response rate and narrower dynamic range controlled by the intensity of light. In the diode type, there is a feature that a depletion layer spreads widely in the amorphous silicon, thereby
30 allowing the photo carriers produced upon the incident of light to be easily collected, and a faster light response rate due to the lack of

amplification action and a wider dynamic range controlled by the intensity of light are obtained. However, because the current is small in the diode-type, a capacitor is required for retaining electric charges.

A switch to output signals detected by an optical sensor as an output signal with time-division has a bare IC-type that utilizes a field effect transistor of a single crystal semiconductor (mainly, silicon semiconductor) as an analog switch. Analog switches include TFT-types using a thin film transistor that employs amorphous silicon or polycrystal silicon for a channel forming region.

The IC types have a faster switching rate and a greater performance reliability but require as many analog switches as optical sensors as the bare IC chip, resulting in high costs switch applications. At the same time, since both a thin film substrate used to form a light absorption layer (optical sensor portion) such as amorphous silicon and the bare IC chip are required, the area thereof becomes wider, thereby being an obstacle of a size reduction. The TFT-types utilize thin films for forming the switches to allow both the optical absorption layer such as amorphous silicon and a TFT for use as a switch to be formed on the same substrate, thereby being capable of easily reducing the area and downsizing, and drastically cutting the costs compared to the IC-types. Among the TFT-types, thin film transistors using amorphous silicon for the channel forming region (amorphous silicon TFTs) utilize the amorphous silicon TFTs also for forming the switch element when, for example, the optical sensor portion is formed of amorphous silicon, resulting in lower cost than when utilizing polycrystal silicon TFTs due to sharing of the fabrication process. However, a faster switching rate is impossible due to the mobility of the amorphous silicon as small as 1 cm^2/Vsec . For that reason, amorphous silicon is not applicable for an area sensor where area elements are increased in number, and for a linear sensor capable of dealing with high-speed.

Among the TFT-types, thin film transistors using the

polycrystal silicon for forming the channel forming region (polycrystal silicon TFTs) require the formation of polycrystal silicon in addition to the formation of the light absorption layer such as amorphous silicon, resulting in more fabrication processes than in the case where the amorphous silicon TFTs are used. However, since the mobility of the polycrystal silicon is as great as 10 to 200 cm²/Vsec, a faster switching rate is possible. For that reason, an image sensor comprising the optical sensor element formed by the amorphous silicon and the switch element formed by the polycrystal silicon TFT is effective.

Most image sensors comprising the optical sensor element formed by amorphous silicon and the switch element formed by polycrystal silicon combine a diode type optical sensor utilizing the amorphous silicon and polycrystal silicon TFT for use as separate devices. The reason is that the use of the resistance-type optical sensor results in a reduced response rate, thereby making full use of the high-speed switching capabilities of the polycrystal silicon TFT impossible.

In most cases, either a 1) p-i-n diode or 2) Schottky diode is used for forming the diode-type amorphous silicon optical sensor element. The p-i-n diode forms a triple electro conductive layer of the p, i, and n types, where a depletion layer extends in the i-type amorphous silicon region, to thereby allow electrons to be transmitted into the n-type region and holes into the p-type region, with almost no recombination of the photo carriers produced therein.

The p-i-n diode-type structurally requires either the p-type or the n-type, utilizing silicon carbide (SiC), microcrystal silicon (μ c-Si), silicon nitride (SiN), and the like. The p-type and n-type layers require binary to quaternary reaction gases, making the entire fabrication process complicated.

The Schottky diode-type forms a Schottky barrier by putting the amorphous silicon in contact with non-ohmic contact type conductive materials at the position thereof to use the resulting depletion layer

formed in the Schottky barrier. The Schottky barrier is formed by simply forming a conductive film, which is much easier than the p-i-n diode-type. However, the depletion layer is formed in a narrower area compared to the p-i-n diode-type, making full collection of produced photo carriers difficult. A thinner amorphous silicon layer is required to collect all the photo carriers produced but has to tolerate smaller photo carrier quantities produced due to inferior optical absorption performance, resulting in lower photosensitivity for an optical sensor. A thicker amorphous silicon layer to increase optical absorption performance prevents the depletion layer from extending in the entire amorphous silicon and generates a resistance portion inside. That makes impossible to collect the produced photo carriers to recombine the same.

Either the p-i-n diode-type or the Schottky diode-type delivers a greater light absorption coefficient in shorter wavelengths of 450 nm and below when absorbing visible light to produce photo carriers, which causes the light to be absorbed before it reaches the depletion layer of the diode. This triggers recombination of the photo carriers produced by shorter wavelengths before reaching the depletion layer, resulting in no electrical signal outputs, which indicates weak sensitivity of blue color of an optical sensor.

In either of the Schottky diode-type or the p-i-n diode-type, the optical sensor element formed of the amorphous silicon and the polycrystal silicon TFT portion are formed in different locations. Therefore, upon the fabrication of the area sensor, the sensor portion and the TFT portion are formed in a single element. As a result, the region area of the light absorption element such as amorphous silicon and the like, which actually absorbs light, is reduced, making large-volume optoelectrical signal receptions difficult.

SUMMARY OF THE INVENTION

The present invention has been made in view of the above, and the present invention provides an entirely novel structure with a higher

level of photosensitivity and operation rate by skillfully combining excellent absorption performance of amorphous silicon and high mobility of polycrystal silicon.

In other words, in an optical sensor according to the present invention, a photodetector portion using an amorphous silicon layer is arranged in contact with the upper portion of a polycrystal silicon TFT, a depletion layer at the source or drain portion of the polycrystal silicon TFT is extended to the interior of the amorphous silicon layer, and photocarriers produced by absorption by the amorphous silicon layer are possible to be swiftly transmitted to polycrystal silicon.

An object of the present invention is to provide an entirely novel optical sensor by combining excellent properties of the two materials, i.e., photosensitivity for visible radiation of amorphous silicon and high mobility of polycrystal silicon.

In addition, the light in short wavelength region easily realized a structure in which the photo carriers are produced not in the amorphous silicon layer but directly in a channel forming region of the polycrystal silicon. Therefore, the present invention has another object to provide a highly sensitive optical sensor to cover all of the visible radiation ranges of blue, green, and red.

DETAILED DESCRIPTION OF THE INVENTION

Detailed description is made of means to achieve the above objects. Adjusting a gate voltage, included in the structure of a polycrystal silicon TFT, allows variations in field effect mobility especially in a channel forming region. For example, in a case of NMOS, the mobility becomes greater and the switch enters the ON state when positively charging the gate voltage. In reverse, the mobility becomes lower and the switch enters the OFF state when lowering or negatively charging the gate voltage.

This also applies to a case of PMOS by reversing positive and negative of the gate voltage. Forming an amorphous silicon layer in

contact with the channel forming region allows photo carriers produced therein to be transmitted into the polycrystal silicon TFT when the switch is in the ON state.

To flow a current between a source and, drain requires application of a drain voltage in addition to the gate voltage. When the drain voltage is applied, a depletion layer is formed between the drain and channel. The state in which the depletion layer extends into the source is called 'punchthrough', whereby the current keeps on passing independently of the gate voltage, thereby requiring the drain voltage to be applied to an extent that the punchthrough is not formed.

The amorphous silicon layer is formed in contact with the drain and channel forming region. The depletion layer is formed between the drain and channel forming region. Since the amorphous silicon is in contact with the drain and channel formation region, the depletion layer can be formed from the drain through the inside of the amorphous silicon layer. The amorphous silicon layer allows the depletion layer extending from the drain to be formed therein when the drain voltage is applied, to transmit photo carriers produced in the amorphous silicon layer to the channel forming region immediately after the production by the depletion layer.

Processing amorphous silicon with the solid phase growth method to make it polycrystalline forms the polycrystal silicon. The amorphous silicon layer as a photodetector should be formed after the solid phase growth. If the amorphous silicon is formed before the solid phase growth, it is crystallized during the solid phase growth of the polysilicon film, or although crystallization may be avoided, hydrogen flows out of the amorphous silicon in large quantities, resulting in the amorphous silicon formed with dangling bonds in large quantities. This leads to traps of photo carriers by the dangling bonds, making photodetecting impossible.

A top gate type TFT comprises polycrystal silicon, a gate

insulating film, and a gate electrode formed on a substrate in bottom-to-top sequence from the substrate according to the order. In this case, since the channel region is formed below the gate, it is impossible to make the amorphous silicon film in contact with the channel region. In order to have the amorphous silicon layer contact with a drain region, since the amorphous silicon layer can not be formed on the upper portion of the TFT, it needs to be formed between the TFT and the substrate. However, amorphous silicon needs to be formed prior to formation of polycrystal silicon, making the formation of amorphous silicon layer capable of photodetecting virtually impossible, as described above.

To solve the problem, the present invention employs a bottom gate type TFT comprising a gate electrode, a gate insulating film, and polycrystal silicon formed on the substrate in bottom-to-top sequence from the substrate according to the order to form the amorphous silicon layer on the polycrystal silicon. This structure is free of the problem described above as the amorphous silicon layer is formed after formation of the polycrystal silicon TFT. In the polycrystal silicon layer, the channel forming region is formed over the gate electrode, sandwiched between the source and drain regions. Forming amorphous silicon on top of the polycrystal silicon layer thereby allows the amorphous silicon layer to easily come in contact with the channel formation region and the drain region of the polycrystal TFT.

Forming the amorphous silicon layer in contact with both the drain and channel forming regions allows the depletion layer formed between the drain and channel to extend further to the inside of the amorphous silicon layer. Photo carriers produced in the depletion layer are smoothly collected into the channel forming region.

In a case of the bottom gate type TFT, the amorphous silicon layer formed in contact with the TFT is not in contact with the channel itself in actuality. The channel is formed on the gate insulating film and

polycrystal silicon interface. The TFT, however, comprises the polycrystal silicon layer as thin as 100 to 1500 Å approximately, resulting in the depletion layer formed in the entire region of the polycrystal silicon layer in a vector perpendicular to the polycrystal silicon layer from the gate electrode when applying a gate voltage. Photo carriers produced in the channel and amorphous silicon layer in contact with the polycrystal silicon layer opposite the channel reach the channel forming region (i.e. the polycrystal silicon layer in which the channel is formed, but is not channel itself) and then reach the channel along the resulting depletion layer.

In addition, by forming a transparent conductive film on the amorphous silicon layer to apply a voltage between the transparent conductive film and the source region, effective collection of photo carriers is obtained. Coupling the transparent conductive film which is transparent to visible radiation to the drain allows a simple structure in which a drain voltage can be applied also between the transparent conductive film and source. Further, the contact between the transparent conductive film and the amorphous silicon becomes a Schottky junction, thereby forming a depletion layer by the resulting Schottky barrier. The depletion layer extending from the drain region to the inside of the amorphous silicon layer, an electric field induced between the transparent conductive film and the source, and the depletion layer by the Schottky barrier cause collection of photo carriers in the channel forming region. The channel substantially acts like conductor when a gate voltage is applied and the TFT is in the ON state, resulting in electrical fields produced not only between the transparent conductive film and source but also between the transparent conductive film and channel, to collect photo carriers in the channel forming region effectively.

When forming no transparent conductive film, the amorphous silicon layer is covered with an insulating film transparent to visible

radiation in order to avoid degradation of the amorphous silicon layer. In this case, photo carriers produced by the light absorbed in the depletion layer extending from the drain region to the inside of the amorphous silicon layer and dispersed photo carriers produced by the light absorbed outside the depletion layer are collected in the channel forming region.

The amorphous silicon layer has dark resistivity of $1 \times 10^{10} \Omega \text{cm}$ and more delivering relatively great resistivity to the dark resistivity of polycrystal silicon of $10^6 \Omega \text{cm}$ (by triple digits and more) . This prevents a leak current from passing via the amorphous silicon layer when the polycrystal silicon TFT is in the OFF state.

There are problems associated with amorphous silicon layer light absorption of visible radiation having shorter wavelengths (450 nm and less). The amorphous silicon layer delivers a greater absorption coefficient for light of shorter wavelengths, resulting in absorption of almost all incoming light by the amorphous silicon layer before the light reaches the depletion layer extending from the drain. Though the absorbed light subsequently produces photo carriers, not all of the photo carriers reach the depletion layer. Many of the carriers recombine before reaching the depletion layer, only to lower photosensitivity.

Having as much light of shorter wavelengths as possible absorbed either in the channel or near the channel forming region of the polycrystal silicon TFT allows produced photo carriers efficiently to be transmitted into the channel. A structure in which the amorphous silicon layer is not formed in a part of the channel forming region of the polycrystal silicon TFT allows efficient absorption of light having either longer or shorter wavelengths. The amorphous silicon layer is formed in contact with a part of the drain region and a part of the channel forming region, allowing a depletion layer formed in the drain to extend further to the inside of the amorphous silicon layer, and photo carriers produced therein to be collected into the channel. At the same time, light is

directly irradiated into the part of channel forming region out of contact with the amorphous silicon layer. (via an etch stopper film with a wide energy gap in actuality).

The polycrystal silicon has a thickness of 100 to 1500 Å approximately for a film to form a thin film transistor and also for reducing OFF-state currents. The layer is thick enough to absorb light of shorter wavelengths, and the light of shorter wavelengths absorbed in the channel forming region is instantaneously collected into the source through the channel.

Implementation of an optical sensor with a high level of photosensitivity for all of the light of the visible radiation regions from shorter to longer wavelengths of 300 - 800 nm approximately is applicable by disposing the channel forming region out of contact with the amorphous silicon layer.

BRIEF DESCRIPTION OF THE DRAWINGS

In accompanying drawings:

Figs. 1A and 1B show an embodiment according to the present invention;

Figs. 2A and 2B show another embodiment according to the present invention;

Fig. 3 shows a circuit structure when the present invention is applied to a linear image sensor.

Fig. 4 shows a circuit structure when the present invention is applied to an area image sensor; and

Figs. 5A to 5C show another embodiment according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

An optical sensor according to the present invention will be hereinafter described with reference to embodiments as follows.

EMBODIMENT 1

Fig. 1A shows a first embodiment of the present invention. The

present embodiment utilizes a quartz substrate as a substrate 1001. The substrate may be made of any materials as long as the substrate has thermal resistivity of temperatures required for forming polycrystal silicon thereafter. Sapphire, ceramics or the like can be used as the substrate. Light absorbed by an optical sensor is irradiated from the opposite side of the substrate 1001, thereby allowing the substrate 1001 to be formed either transparent or opaque, according to an actual application.

A gate electrode 1002 is formed on the substrate 1001. An under film is formed between the substrate 1001 and gate electrode 1002 if necessary. No under film is formed for the present embodiment due to the quartz substrate for use as the substrate 1001. In case that borosilicate glass, sodium glass, soda glass, ceramics, and the like is used as the substrate, or a single crystal semiconductor substrate is used, instead of quartz the film needs to be formed between the substrate 1001 and gate electrode 1002. Any type of material is applicable for use as the gate electrode 1002, as long as the material has conductivity. However, material with thermal resistivity of temperatures required for forming polycrystal silicon thereafter is needed, for which reason inventors of the present invention chose to utilize chromium, aluminum or tantalum, the latter two of which are preprocessed with the anode oxidation method. Typically, tantalum preprocessed with the anode oxidation method is utilized for the gate electrode 1002. A gate insulating film 1003 is formed on the gate electrode 1002. Either a single or multi layers of silicon oxide or silicon nitride can be utilized for the gate insulating film 1003. However, a silicon oxide film is more preferable than a silicon nitride film as material that is in contact with the polycrystal silicon, due to its wider energy gap. The inventors of the present invention utilize a single-layer silicon oxide film for the gate insulating film 1003.

A polycrystal silicon layer 1004 is formed on the gate

insulating film 1003. Forming the polycrystal silicon layer by processing preformed amorphous silicon with either thermal treatment or strong light such as a laser, lamp, and the like rather than directly forming polycrystal silicon results in a larger grain size, higher mobility, and better semiconductor properties. The inventors of the present invention form the polycrystal silicon layer 1004 by first forming amorphous silicon and having the resulting amorphous silicon crystallized with a KrF excimer laser. The polycrystal silicon layer 1004 has a film thickness of 100 to 1500 Å approximately. The polycrystal silicon layer 1004 of the present embodiment has a film thickness of 400 Å.

The polycrystal silicon layer 1004 further comprises a channel forming region 1005, a drain region 1006, and a source region 1007. A polycrystal silicon thin film transistor (TFT) 1010 is formed by the polycrystal silicon layer 1004 comprising the gate electrode 1002, the gate insulator film 1003, the channel forming region 1005, the drain region 1006, and the source region 1007.

It works effectively for the polycrystal silicon TFT 1010 to form an OFF-set region free of dopant or a lightly doped region (LDD) between the drain and channel forming regions, or between the source and channel forming regions, or both, to reduce polycrystal silicon TFT OFF-state currents.

An amorphous silicon layer 1008 is formed on the polycrystal silicon layer 1004. The amorphous silicon layer 1008 is in contact with the channel forming region 1005, the drain region 1006, and the source region 1007. In particular, the amorphous silicon layer is formed in contact with almost the entire region of the channel forming region 1005. For amorphous silicon layer 1008 properties, it has intrinsic or substantially intrinsic conductivity, thereby allowing a depletion layer to extend further to the inside of the amorphous silicon.

A Fermi level is not necessarily located at the band gap center when forming amorphous silicon. Rather, the Fermi level shifts in a

direction to form a pseudo n-type semiconductor despite no doping due to its structural problem. When the amorphous silicon is doped with p-type dopants such as boron of 3 Group and the like at 5×10^{16} to 1×10^{18} cm^{-3} , the Fermi level can be set at the band center. The resulting amorphous silicon layer, although doped with dopants, since the location of the Fermi level is closer to an intrinsic state than that of the non-doped silicon, is considered as a substantially intrinsic state.

A transparent conductive film 1009 is formed on the amorphous silicon layer 1008. Indium tin oxide (ITO), tin oxide, and the like may be used for the film 1009. The transparent conductive film 1009 is used for application of a voltage between the source region 1007 and the film. In the present embodiment, the transparent conductive film 1009 utilizes ITO. ITO having a thickness of 1000 to 2000 Å is used considering its transmission ratio and electrical resistance value. Typically, ITO with a thickness of 1200 Å is used. ITO is material to form a Schottky junction by coupling to the amorphous silicon layer, which results in a depletion layer formed from the junction surface through the inside of the amorphous silicon layer as deep as 1000 to 3000 Å approximately by the Schottky barrier.

Incident light 1011 irradiated into the amorphous silicon layer 1008 through the transparent conductive film 1009 is absorbed in the amorphous silicon layer 1008 to produce photo carriers. In detail, the photo carrier is generated by a pair of an electron and a hole. The resulting photo carriers are subsequently dispersed in various directions in random manner when neither field effects nor depletion layer exist in the amorphous silicon layer 1008. Recombination of the electrons and holes annihilate the dispersed photo carriers. Photo carriers collected outside prior to recombination are converted into currents.

When the polycrystal silicon TFT 1010 is a n-type transistor, so-called NMOS, the source region 1007 and the drain region 1006 are phosphorus-doped. A channel is formed by the accumulation of

electrons at the channel forming region 1005 when applying a positive voltage larger than a threshold voltage to the gate electrode 1002. The channel is formed in the channel forming region 1005 that is an interface of the gate insulating film 1003 and the polycrystal silicon layer 1004, and is upper portion of the gate electrode 1002.

When the polycrystal silicon TFT 1010 is in the OFF state, photo carriers are annihilated, accompanying no collection into the source region, when reaching the channel forming region by dispersion due to no channel formed.

When the polycrystal silicon TFT 1010 is in the ON state, however, the entire channel forming region 1005 formed over the upper area of the gate electrode 1002 is depleted due to the applied gate voltage, unlike a bulk semiconductor. This allows the photo carriers dispersed in the forming region 1005 to reach as far as the channel.

Further, the depletion layer is formed between the drain and channel due to the applied drain voltage, extending further to the inside of the amorphous silicon layer 1008. This allows the photo carriers produced in the depletion layer to be collected into the channel forming region 1005 and eventually into the source region through the channel when the polycrystal silicon TFT is in the ON state.

A voltage is applied between the transparent conductive film 1009 and the source region 1007, resulting in collection of the photo carriers by an electric field produced by the voltage applied to the transparent conductive film 1009, as well as by the depletion layer formed from the drain region 1006 through the inside of the amorphous silicon layer 1008. When the photo carriers are produced in huge quantities in the amorphous silicon layer 1008, it works effectively to apply drain voltage to a Schottky barrier formed between the transparent conductive film 1009 and the amorphous silicon layer 1008 to generate inverse bias to prevent a current from passing between the transparent conductive film 1009 and source region 1007, when the TFT

is in the OFF state.

EMBODIMENT 2

Fig. 1B shows a second embodiment of the present invention where the transparent conductive film 1009 is coupled with the drain region 1006, and reference numerals of Fig. 1B are identical to that of Fig. 1A. This structure allows drain voltage to be automatically applied between the transparent conductive film 1009 and the source region 1007, resulting in a simplified optical sensor structure requiring no additional application of a voltage to the transparent conductive film 1009.

EMBODIMENT 3

A third embodiment of the present invention using a transparent insulating layer 1009 instead of the transparent conductive film 1009 of the first embodiment of the present invention shown in Fig. 1A will be described. Basically, every other detail is identical to that of the first embodiment of the present invention, except for the use of the transparent insulating layer 1009 instead of the transparent conductive film 1009.

In the present embodiment, either photo carriers produced by the light absorbed in the amorphous silicon layer 1008 reach the channel forming region by dispersion, or photo carriers produced by the light absorbed in the depletion layer extending from the drain region 1006 further into the inside of the amorphous silicon layer 1008 are collected. In principle, the optical sensor functions sufficiently without the transparent insulating layer 1009, which is required, however, to avoid amorphous silicon layer 1008 degradation. Materials for the transparent insulating film 1009 include silicon oxide, silicon nitride, silicon oxynitride, phosphosilicate glass (PSG), and the like. The present embodiment utilizes PSG.

EMBODIMENT 4

Fig. 2A shows a fourth embodiment according to the present

invention. Notations of names and marks of Figs. 2A and 2B are identical to Figs. 1A and 1B. In detail, 1001 and 2001, or 1006 and 2006, are identical, and so are the rest. What makes the present embodiment different from the first embodiment is that an amorphous silicon layer 2008 and a transparent conductive film 2009 are not entirely formed over the polycrystal silicon TFT 2010. The amorphous silicon layer 2008 is in contact with a part of a drain region 2006 and a part of a channel forming region 2005, but is not in contact with a source region 2007.

In accordance with the present embodiment, a part of the channel forming region 2005 is not in contact with the amorphous silicon layer 2008. Implementation of this structure requires an etching process of a part of the amorphous silicon layer to have a part of the channel forming region 2005 and source region 2007 exposed, which needs an etch stopper 2015. Insulator materials with the largest possible optical gap are ideal for forming the etch stopper 2015. A silicon oxide film, silicon nitride film, and the like are effective materials for the stopper. In the present embodiment, a silicon nitride film of 500 to 1500 Å in thickness is formed for use as the etch stopper 2015.

The structure of the present embodiment irradiates incident light 2011 through a transparent conductive film 2009 into the amorphous silicon layer 2008, which in turn absorbs the light to produce photo carriers. The resulting photo carriers reach the channel forming region 2005, transmitted by a depletion layer extending from the drain region 2006 further to the inside of the amorphous silicon layer 2008, an electric field applied to the transparent conductive film 2009 and the channel forming region 2005, a depletion layer formed by a Schottky junction between the transparent conductive film 2009 and the amorphous silicon layer 2008, and the like. The photo carriers are subsequently flowed to the channel, and eventually collected into the source region 2007.

In addition, incident light 2012 are irradiated directly into the channel forming region 2005 via the etch stopper 2015. The irradiated light is absorbed therein to produce photo carriers, which are immediately collected into the source region 2007 through the channel.

5 Light having shorter wavelengths is directly absorbed by the polycrystal silicon to achieve superior photosensitivity for light having shorter wavelengths.

EMBODIMENT 5

10 Fig. 2B shows a fifth embodiment of the present invention where the transparent conductive film 2009 is coupled with the drain region 2006, and the notation of Fig. 2B is identical to Fig. 2A. This structure allows drain voltage to be automatically applied between the transparent conductive film 2009 and source region 2007, resulting in a simplified optical sensor structure requiring no additional application of
15 voltage to the transparent conductive film 2009.

The amorphous silicon layer 2008 is not in contact with the source region 2007, resulting in no accumulation of carriers in the channel to keep effective electrical fields from being applied between the transparent conductive film 2009 and source region 2007, when the polycrystal silicon TFT 2010 is in the OFF state. When the polycrystal
20 silicon TFT 2010 is in the ON state, however, the channel substantially works as conductor having resistance due to accumulation of carriers in the channel. (fundamental principle of a field effect semiconductor device) Drain voltage is thereby effectively applied between the
25 transparent conductive film 2009 and source region 2007 only when the polycrystal silicon layer 2010 is in the ON state.

The photo carriers produced in the amorphous silicon layer 2008 are collected into the channel forming region 2005 by the electrical fields applied between the transparent conductive film 2009
30 and source region 2007 in addition to the depletion layer extending from the drain region 2006 further to the inside of the amorphous

silicon layer 2008, only when the polycrystal silicon layer 2010 is in the ON state. The carriers collected are eventually collected into the source region 2007 through the channel to become optoelectrical signals.

EMBODIMENT 6

5 Figs. 5A and 5B show an application of the third embodiment of the present invention. Basic notations of marks of Figs. 5A and 5B are identical to the third embodiment. In detail, the substrate 2001 and 5001, or and the etch stopper 2015 and 5015, are identical, and so are the rest. In the present embodiment, structure is that an area where an
10 amorphous silicon layer 5008 is formed in contact with a channel forming region 5005 and an area where the channel forming region is in contact with an each stopper 5015 but not in contact with the amorphous silicon layer 5008 are divided into multiple sub-regions. Incident light 5011 is irradiated into the amorphous silicon layer 5008
15 via a transparent conductive film 5009. The irradiated light is absorbed therein to produce photo carriers. Incident light 5012 is irradiated into the channel forming region 5005 via the etch stopper 5015.

The irradiation light 5011 which is to be absorbed in the amorphous silicon layer 5008 and the light 5012 which is to be
20 absorbed in the channel forming region exist in multiple locations of the channel forming region 5005. The region 5013 is an opening through the amorphous silicon layer 5008.

Fig. 5B is a plain view of Fig. 5A. The top view shows polycrystal silicon formed on the gate electrode 5002 and the
25 amorphous silicon layer 5008 is disposed to partially overlap the source region 5007 and the drain region 5006. The amorphous silicon layer 5008 has a protruding region 5016 that is a part of the channel forming region 5005 of the polycrystal silicon, that is because the area of the amorphous silicon layer 5008 is smaller than that of the polycrystal
30 silicon. The area where by the amorphous silicon layer 5008 does not exist is the region 5013, which has a circular figure in the present

embodiment.

However, it is needless to say other figures such as a square, perfect square, lozenge, cross, serve the purpose. The gross area of the region 5013 is balanced with the photosensitivity performance as a whole of an optical sensor. Superior photosensitivity in shorter wavelengths requires a larger gross area of the region 5013 in order to increase the quantities of the incident light 5012 to be directly in the channel forming region 5005 via the etch stopper 5015. When larger quantities of optical currents as a whole is desired rather than larger quantities of shorter wavelengths, the area of the region 5013 is reduced in order to increase the quantities of the incident light 5011 to be absorbed in the amorphous silicon layer 5008 via the transparent conductive film 5009 formed on the amorphous silicon 5008. The first embodiment is the case where the gross area of the region 5013 is reduced to zero in the present embodiment.

EMBODIMENT 7

Fig. 5C shows a seventh embodiment of the present invention in which the transparent conductive film 5009 is coupled with the drain region 5006 and the notation of the figure is identical to Figs. 5A and 5B. This structure allows a drain voltage to be automatically applied between the transparent conductive film 5009 and the source region 5007 like the embodiments of Figs. 2A and 2B, resulting in a simplified optical sensor structure requiring no additional application of a voltage to the transparent conductive film 5009.

In this embodiment, the amorphous silicon layer 5008 is not in contact with the source region 5007, resulting in no accumulation of carriers in the channel to keep effective electrical fields from being applied between the transparent conductive film 5009 and the source region 5007, when the polycrystal silicon TFT 5010 is in the OFF state. When the polycrystal silicon TFT 5010 is in the ON state, however, the channel substantially acts as conductor having resistance due to

accumulation of carriers in the channel. (fundamental principle of a field effect semiconductor device) Drain voltage is thereby effectively applied between the transparent conductive film 5009 and the source region 5007 only when the polycrystal silicon TFT 5010 is in the ON state.

EMBODIMENT 8

Fig. 3 shows an eighth embodiment of the present invention in which an optical sensor according to the present invention is applied to a linear image sensor. Fig. 3 shows one element of a linear image sensor. In actual use, a plurality of elements of the identical structure are aligned laterally. (for example, 1728 elements in space of A4 in size, 216 mm in length, and 8 dots/mm) An optical sensor 3000 according to the present invention is illustrated as a TFT and a current source. A gate of the optical sensor 3000 is coupled with a drain and also with a bias 3007. Application of bias voltage to the bias 3007 sets the TFT to the ON state, simultaneously applying voltage to the drain.

Holding capacity 3002 for holding electrical charges produced by photo carriers collected into a source may be separately provided or may be substituted by TFT parasitic capacity. In the present embodiment, the holding capacity is separately disposed. A switch TFT 3001 is used as a switch to transfer electrical charges accumulated in the holding capacity to capacity 3003. The gate of the switch TFT 3001 is coupled with a shift resistor for sequential application of a voltage to the shift resistor in synchronization with a clock.

Electrical charges in the capacity 3003 are output into an output 3006 as electrical signals through an amplifier 3005. A reset TFT 3004 is disposed between the capacity 3003 and a ground for resetting the capacitor 3003.

EMBODIMENT 9

Fig. 4 shows a ninth embodiment of the present invention in which an optical sensor according to the present invention is applied to

an area sensor. An optical sensor 4000 is illustrated as a TFT and a current source. A TFT gate is coupled with a drain and also with a bias 4007. Application of bias voltage to the bias 4007 sets the TFT to the ON state, simultaneously applying voltage to the drain.

5 Holding capacity 4002 for holding electrical charges produced by photo carriers collected into a source may be separately disposed or may be substituted by TFT parasitic capacity. Providing the capacity separately is more preferable. A switch TFT 4001 is used as a switch to transfer electrical charges accumulated in the holding capacity to
10 capacity 4002. The gate of the switch TFT 4001 is coupled with a vertical shift resistor 4011, and the source or drain is coupled with a horizontal shift resistor 4010 through an analog switch 4009. A voltage is sequentially applied to each shift resistor in synchronization with a clock.

15 Signals transmitted through the analog switch 4009 are output into an output 4006. For a scanning method, an optical signal in the first column is output by sequentially applying a voltage to the horizontal shift resistor from the first to the last column while applying a voltage to the first row of the vertical shift resistor. Next, an optical signal in
20 the second column is output by sequentially applying a voltage to the horizontal shift resistor from the first to the last column while applying a voltage to the second row of the vertical shift resistor. Repeating this process until the last row of the vertical shift resistor is applied with a voltage completes sensing of one screen.

25 As described in the above, implementation of an entirely novel type of an optical sensor according to the present invention is made possible by skillfully combining a polycrystal silicon TFT and an amorphous silicon layer to output photo carriers produced in the amorphous silicon layer as electrical signals by using the polycrystal
30 silicon TFT with high mobility.

The polycrystal silicon TFT channel includes a high level of

mobility and dispersion coefficient, resulting in a greater photocurrent by drifting of photo carriers at faster speed once the carriers reach the channel. In addition, a depletion layer formed in a drain extends further to the inside of the amorphous silicon layer, allowing photo carriers produced therein to be instantaneously collected into the channel.

In the present invention, a structure to use both light irradiated into the amorphous silicon layer and light irradiated directly into the polycrystal silicon is possible, and an optical sensor that is highly sensitive to all the light in the visible radiation range from shorter wavelength to longer wavelengths. The present invention comprises amorphous silicon for use as light absorption material. Needless to say, it is not the only material available to serve the purpose. The material selected from amorphous silicon, cadmium sulfide, cadmium selenium, and amorphous silicon germanium may also be used.

WHAT CLAIMED IS:

1. An image sensor comprising:
 - a plurality of optical sensors arranged in a linear form;
 - a plurality of thin film transistors, a first electrode of each of said thin film transistors being electrically connected to each of said optical sensors in series;
 - a plurality of amplifiers, each of said amplifiers being electrically connected to a second electrode of said thin film transistors.
2. An image sensor of claim 1 wherein said image sensor is a linear image sensor.
3. An image sensor of claim 1 wherein a gate electrode of said each of said thin film transistors are electrically connected to at a shift register circuit over said substrate.
4. An image sensor of claim 1 wherein said second electrode of said each of said thin film transistors are electrically connected to a signal output terminal.
5. An image sensor of claim 1 wherein said optical sensor comprising an amorphous semiconductor layer formed over a bottom gate type thin film transistor.
6. An image sensor comprising:
 - a plurality of optical sensors arranged in a linear form;
 - a plurality of thin film transistors electrically connected to capacitors, a first electrode of each of said thin film transistors being electrically connected to each of said optical sensors in series, and said capacitors being electrically connected to said optical sensors in parallel;
 - a plurality of amplifiers electrically connected to a second electrode of said each of said thin film transistors.

7. An image sensor of claim 6 wherein said image sensor is a linear image sensor.

8. An image sensor of claim 6 wherein a gate electrode of said each of said thin film transistors are electrically connected to at least one shift register circuit over said substrate.

9. An image sensor of claim 6 wherein said second electrode of said each of said thin film transistors are electrically connected to a signal output terminal.

10. An image sensor of claim 6 wherein said optical sensor comprising an amorphous semiconductor layer formed over a bottom gate type thin film transistor.

11. An image sensor comprising:
a plurality of row lines and a plurality of column lines arranged in a matrix form over a substrate;

a plurality of thin film transistors formed over said substrate, a gate electrode of each of said thin film transistors being electrically connected to said row line, and a first electrode of each of said thin film transistors being electrically connected to said column line; and

a plurality of optical sensors formed over said substrate, each of said optical sensors being electrically connected to a second electrode of said each of said thin film transistors in series.

12. An image sensor of claim 11 wherein said sensor is an area image sensor.

13. An image sensor of claim 11 wherein said row and said column lines are electrically connected to shift register circuits over said substrate.

14. An image sensor of claim 11 wherein each of said column lines is electrically connected to a signal output terminal.

15. An image sensor of claim 11 wherein said optical sensor comprising an amorphous semiconductor layer formed over a bottom gate type thin film transistor.

16. An image sensor comprising:
a plurality of row lines and a plurality of column lines formed over a substrate;
a plurality of thin film transistors formed over said substrate, a gate electrode of each of said thin film transistors being electrically connected to said row line, and a first electrode of each of said thin film transistors being electrically connected to said column line;
a plurality of optical sensors formed over said substrate, each of said optical sensors being electrically connected to a second electrode of said each of said thin film transistors in series;
a plurality of capacitors, each of said capacitors being electrically connected to said second electrode, and being electrically connected to each of said optical sensors in parallel.

17. An image sensor of claim 16 wherein said image sensor is an area image sensor.

18. An image sensor of claim 16 wherein said row and said column lines are electrically connected to shift register circuits over said substrate.

19. An image sensor of claim 16 wherein each of said second electrodes is electrically connected to a signal output terminal.

20. An image sensor of claim 16 wherein said optical sensor comprising an amorphous semiconductor layer formed over a bottom gate type thin film transistor.

ABSTRACT OF THE DISCLOSURE

Disposing the light absorption layer formed in contact with a polycrystal silicon layer of a bottom gate type polycrystal silicon TFT allows a depletion layer formed between drain and channel forming regions to extend further into the inside of the light absorption layer, resulting in collection of photo carriers produced in the depletion layer into the channel forming region. The photo carriers collected into the channel forming region are subsequently collected into the source region to be output as large photocurrents by high mobility of the polycrystal silicon.




Fig. 1A




Fig. 1B




Fig. 2A




Fig. 2B




Fig. 3




Fig. 4

Fig. 5A




Fig. 5B





Fig. 5C



Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

OPTICAL SENSOR

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約
国際出願番号を _____ とし、
（該当する場合） _____ に訂正されました。

☒ was filed on July 15, 1998
as United States Application Number or
PCT International Application Number
09/115,840 and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1章56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき記述の、米国以外の国の少なくとも一ヶ国を指定している特許権力条約365(a)項に基づき出願出願、又は外国での特許出願もしくは発明の発明の出願について外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明の発明の出願を以下に、箱内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出願

9-207178

(Number)
(番号)

Japan

(Country)
(国名)

(Number)
(番号)

(Country)
(国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

優先権主張なし

July 16, 1997

(Day/Month/Year Filed)
(出願年月日)

(Day/Month/Year Filed)
(出願年月日)

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)
(出願番号)

(Filing Date)
(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)
(出願番号)

(Filing Date)
(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許権力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許権力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願が提出日以降で本出願書の日本国内または特許権力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で規定された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)
(出願番号)

(Filing Date)
(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、保居中、放棄済)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、保居中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じているところに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行なえば、出願した、又は後に許可された特許の有効性が失われることを認識し、よってここに記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration

(日本語宣言書)

本発明者は下記の発明者として、本出願に関する一切の手続きを特許庁長官に対して遂行する手続にまたは代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

Daniel W. Sixbey, (Reg. No. 20,932)

Stuart J. Friedman, (Reg. No. 24,312)

Charles M. Leedom, Jr. (Reg. No. 26,477)

Gerald J. Ferguson, Jr. (Reg. No. 25,016)

David S. Saitan, (Reg. No. 27,997)

Thomas W. Cole (Reg. No. 28,290)

Joan K. Lawrence (Reg. No. 29,940)

Donald R. Soudesaker (Reg. No. 32,315)

Jeffrey L. Costellia (Reg. No. 35,483)

Evan R. Smith (Reg. No. 35,683)

Tim L. Braxton (Reg. No. 36,092)

Eric J. Robinson (Reg. No. 38,285)

事務所宛

Send Correspondence to:

SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P.C.
2010 Corporate Ridge, Suite 600
McLean, Virginia 22102

SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P.C.
2010 Corporate Ridge, Suite 600
McLean, Virginia 22102

直接電話連絡先: (各所及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Gerald J. Ferguson, Jr.
(703)790-9110

Gerald J. Ferguson, Jr.
(703)790-9110

第一発明者

Full name of sole or first inventor

Hongyong ZHANG

発明者の署名

日付

Inventor's signature

Date

Hongyong Zhang September 16, 1998

住所

Residence

Kanagawa, Japan

国籍

Citizenship

Chinese

私書箱

Post Office Address

c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
398, Hase, Atsugi-shi, Kanagawa-ken 243-0036 Japan

第二共同発明者

Full name of second joint inventor, if any

Masayuki SAKAKURA

発明者の署名

日付

Inventor's signature

Date

Masayuki Sakakura October 2, 1998

住所

Residence

Kanagawa, Japan

国籍

Citizenship

Japanese

私書箱

Post Office Address

c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
398, Hase, Atsugi-shi, Kanagawa-ken 243-0036 Japan

(第三以降の共同発明者についても同様に記載し、署名をする)

(Supply similar information and signature for third and subsequent joint inventors.)

Please see attached page 3a for names, addresses and signatures of additional inventors, if any.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the New Divisional Application of)
Hongyong ZHANG et al) Art Group: 2811
Based on US Serial No.: 09/115,840) Examiner: W. Mintel
Which was filed: July 15, 1998)
For: OPTICAL SENSOR) Date: November 15, 2000

NOTICE OF CHANGE OF ADDRESS
and
NOTICE OF CHANGE OF NAME


Honorable Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Effective immediately, please note that the address and the firm name of the attorney of record in the above-referenced application has been changed. Please direct all future correspondence to:

NIXON PEABODY LLP
8180 Greensboro Drive, Suite 800
McLean, Virginia 22102
Telephone (703) 790-9110
Facsimile (703) 883-0370

Respectfully submitted,



Eric J. Robinson
Registration No.: 38,285

NIXON PEABODY LLP
8180 Greensboro Drive, Suite 800
McLean, Virginia 22102

ERJ/sas